Run design flow on a simple counter design (EOS-S3)ΒΆ

Setup environment

To run any example, perform these steps once.

export INSTALL_DIR="specify the installpath"
#adding symbiflow toolchain binaries to PATH
export PATH="$INSTALL_DIR/quicklogic-arch-defs/bin:$INSTALL_DIR/quicklogic-arch-defs/bin/python:$PATH"
source "$INSTALL_DIR/conda/etc/profile.d/"
conda activate

Entering an HDL Design:

1.Write a Verilog code for the design using any text editor.
2.Verify the syntax.
3.Create the simulation stimuli using any text editor.

The code and testbench for the example design are present at: